JPH0324068B2 - - Google Patents
Info
- Publication number
- JPH0324068B2 JPH0324068B2 JP56138831A JP13883181A JPH0324068B2 JP H0324068 B2 JPH0324068 B2 JP H0324068B2 JP 56138831 A JP56138831 A JP 56138831A JP 13883181 A JP13883181 A JP 13883181A JP H0324068 B2 JPH0324068 B2 JP H0324068B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- region
- silicon layer
- regions
- element isolation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76294—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using selective deposition of single crystal silicon, i.e. SEG techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56138831A JPS5840851A (ja) | 1981-09-03 | 1981-09-03 | 相補型mos半導体装置及びその製造方法 |
US06/307,877 US4560421A (en) | 1980-10-02 | 1981-10-02 | Semiconductor device and method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56138831A JPS5840851A (ja) | 1981-09-03 | 1981-09-03 | 相補型mos半導体装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5840851A JPS5840851A (ja) | 1983-03-09 |
JPH0324068B2 true JPH0324068B2 (en]) | 1991-04-02 |
Family
ID=15231235
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56138831A Granted JPS5840851A (ja) | 1980-10-02 | 1981-09-03 | 相補型mos半導体装置及びその製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5840851A (en]) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6030169A (ja) * | 1983-07-29 | 1985-02-15 | Toshiba Corp | 相補型mos半導体装置及びその製造方法 |
JPS6074664A (ja) * | 1983-09-30 | 1985-04-26 | Toshiba Corp | 相補型mos半導体装置の製造方法 |
JPS6074564A (ja) * | 1983-09-30 | 1985-04-26 | Toshiba Corp | 半導体記憶装置 |
JPS6089957A (ja) * | 1983-10-24 | 1985-05-20 | Nippon Telegr & Teleph Corp <Ntt> | 相補形半導体装置 |
JPS6239047A (ja) * | 1985-08-13 | 1987-02-20 | Toppan Printing Co Ltd | Cmos型集積回路素子 |
JP2533160Y2 (ja) * | 1992-06-17 | 1997-04-23 | 小松ゼノア株式会社 | 気化器のカバー |
-
1981
- 1981-09-03 JP JP56138831A patent/JPS5840851A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5840851A (ja) | 1983-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4459325A (en) | Semiconductor device and method for manufacturing the same | |
US5573963A (en) | Method of forming self-aligned twin tub CMOS devices | |
JPH0355984B2 (en]) | ||
JP2982383B2 (ja) | Cmosトランジスタの製造方法 | |
EP0518611B1 (en) | Method of fabricating a semiconductor structure having MOS and bipolar devices | |
US4560421A (en) | Semiconductor device and method of manufacturing the same | |
US5079183A (en) | C-mos device and a process for manufacturing the same | |
JPH0324069B2 (en]) | ||
JPH0324068B2 (en]) | ||
JPH065706B2 (ja) | BiCMOS素子の製造方法 | |
EP0126292B1 (en) | Semiconductor device having an element isolation layer and method of manufacturing the same | |
JPH0831543B2 (ja) | BiCMOS半導体素子の製造方法 | |
JPS6021560A (ja) | 相補型mos半導体装置及びその製造方法 | |
JPH0974189A (ja) | 半導体装置の製造方法 | |
JP2622047B2 (ja) | 半導体デバイスおよびその製造方法 | |
JPH0345548B2 (en]) | ||
JPS6244862B2 (en]) | ||
JPH0527265B2 (en]) | ||
JP2654011B2 (ja) | 半導体装置の製造方法 | |
JPH0481336B2 (en]) | ||
KR100386460B1 (ko) | 씨모스 트랜지스터의 게이트 전극 형성방법 | |
JP2918205B2 (ja) | 半導体装置およびその製造方法 | |
JP2892436B2 (ja) | 半導体装置の製造方法 | |
JP2616809B2 (ja) | 半導体装置 | |
JPS6030168A (ja) | 相補型mos半導体装置及びその製造方法 |